A Reconfigurable Hardware Tool for High Speed Network Simulation
نویسندگان
چکیده
Estimation of rare events probabilities (such as loss rate) in high speed network remains in most cases an open problem. To address this problem, a exible hardware testbed for simulation of ATM-based networks has been used. The goal of this article is to present this simulation technique. It is shown that this technique can be used to highlight rare events, such as realistic packet loss probability in high-speed networks.
منابع مشابه
Reconfigurable and Cascadable Analog Neuroprocessor
Artificial neural network paradigms have shown the capabilities of performing input-output mapping operations even where the transformation rules are not formally defined, are partially known, or are ill-defined. For high speed processing of such information, hardware implementation sarerequired. At the Jet propulsion Laboratory (JPL), reconfigurable and cascadable building block chips have bee...
متن کاملFPGA Implementation of JPEG and JPEG2000-Based Dynamic Partial Reconfiguration on SOC for Remote Sensing Satellite On-Board Processing
This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using ne...
متن کاملAcceleration of Satisfiability Algorithms by Reconfigurable Hardware
We present different architectures to solve Boolean satisfiability problems in instance-specific hardware. A simulation of these architectures shows that for examples from the DIMACS benchmark suite, high raw speed-ups over software can be achieved. We present a design tool flow and prototype implementation of an instance-specific satisfiability solver and discuss experimental results. We measu...
متن کاملGeneration of Distributed Arithmetic Designs for Reconfigurable Application
We present a tool for design and implementation of reconfigurable computing applications based on the use of distributed arithmetic. Our tool provides the user the possibility to investigate different tradeoffs like area vs speed for his design. After simulation of the design, a synthesizable HDL code for a reconfigurable platform can be generated. Beside the existing fixed-point solutions for ...
متن کاملReconfigurable Processing Framework for Space-Time Block Codes
Space-time block coding has emerged in recent years as a promising research topic to enable future high-speed wireless communications networks and services. A considerable number of authors have developed algorithms and techniques that have been explored in simulations. However, fully implemented systems are rare. This paper considers the use of reconfigurable logic for implementing space-time ...
متن کامل